Lavi L.

Experienced FPGA Engineer with 3.5 years of practical experience in designing and debugging RTL codes for various protocols. Skilled in Verilog HDL, SystemVerilog HDL and VHDL, with a strong background in using Altera and Xilinx development kits. Known for successfully implementing complex protocols and for helping students as an Assistant Teacher